† Corresponding author. E-mail:
Project supported by the National Natural Science Foundation of China (Grant No. 61504049) and the China Postdoctoral Science Foundation (Grant No. 2016M600361).
In order to reduce the latch-up risk of the traditional low-voltage-triggered silicon controlled rectifier (LVTSCR), a novel LVTSCR with embedded clamping diode (DC-LVTSCR) is proposed and verified in a 0.18-μm CMOS process. By embedding a p+ implant region into the drain of NMOS in the traditional LVTSCR, a reversed Zener diode is formed by the p+ implant region and the n+ bridge, which helps to improve the holding voltage and decrease the snapback region. The physical mechanisms of the LVTSCR and DC-LVTSCR are investigated in detail by transmission line pulse (TLP) tests and TCAD simulations. The TLP test results show that, compared with the traditional LVTSCR, the DC-LVTSCR exhibits a higher holding voltage of 6.2 V due to the embedded clamping diode. By further optimizing a key parameter of the DC-LVTSCR, the holding voltage can be effectively increased to 8.7 V. Therefore, the DC-LVTSCR is a promising ESD protection device for circuits with the operation voltage of 5.5–7 V.
Although integrated circuits (ICs) become more and more complicated due to the continuous decrease in the minimum feature size and increase in the chip density, they are also becoming more and more vulnerable to electrostatic discharge (ESD) or electrical overstress (EOS) phenomena.[1] Thus the reliable ESD protection of ICs is critical to the reliability of most modern electronic and electrical products. Various researches have been carried out based on the conventional ESD protection structures such as diode, metal-oxide-semiconductor (MOS) and silicon controlled rectifier (SCR).[2–9] The diode[2] and gate-grounded NMOS (GGNMOS)[3] are attractive because of their small snapback margin. However, they have poor ESD robustness[4] and need large chip area to reach the required ESD protection level,[5] resulting in the increasing cost. The SCR is usually regarded as a promising ESD protection device due to its strong ESD robustness per unit area[6] and small parasitic effect,[7] whereas it is restrained from wide applications due to the high trigger voltage (Vt1)[8] and low holding voltage (Vh),[9] which may result in the breakdown or latch-up of protected circuits.
Recently, various modified SCRs with a small snapback margin have been investigated, aiming at lowering the latch-up risk in high voltage (HV) ICs.[10–13] By integrating a GGNMOS in the SCR, a low-voltage-triggered SCR (LVTSCR) with reduced Vt1 can be obtained,[10] while its small Vh[11] may lead to the logic disorder or even failure of the internal core circuit, making it still unsuitable for HV ESD protection. To increase the Vh, an self-triggered stacked SCR structure (STSSCR)[12] was proposed by stacking the diode-triggered SCR with the modified-lateral SCR. Unfortunately, the area efficiency of the STSSCR cannot be remarkably improved due to the increasing chip size. A high Vh dual-direction SCR[13] without increasing the chip area was then proposed. However, its leakage characteristics were unstable, having the risk of potential failure. Recently, a snapback-free SCR (SFSCR)[14] with high Vh has been developed by suppressing the snapback of the SCR. However, the added p-type Zener implantation in the device has higher requirements for the fabrication process. Other similar ESD protection solutions also have certain drawbacks and need to be further optimized. Therefore, it remains a demanding task to design an ESD-robust and latchup-immune SCR device.
In this paper, in order to improve the comprehensive ESD performance of LVTSCR without additional chip area consumption, a novel LVTSCR with embedded clamping diode (DC-LVTSCR) is proposed and manufactured in a 0.18-μm CMOS process. The physical mechanisms of both LVTSCR and DC-LVTSCR are investigated by TCAD simulations and transmission line pulse (TLP) tests. Compared with the traditional LVTSCR, the DC-LVTSCR exhibits a higher Vh and can be used in power circuits with the operation voltage of 5 V. By further optimizing a key size parameter, the multi-finger DC-LVTSCR can meet the ESD protection requirements of protected circuits with the operation voltage of 7 V.
The schematic top views and cross sections of the LVTSCR and DC-LVTSCR are shown in Fig.
The schematic internal equivalent circuit of LVTSCR is shown in Fig.
The schematic cross section cutting along the A–A′ line (marked in Fig.
The schematic cross section cutting along the B–B′ line (marked in Fig.
The above-analyzed working mechanisms of the two devices can also be verified by three-dimensional (3D) Sentaurus TCAD simulations. The physics models of SRH and Auger Recombination, mobility, effective intrinsic density, avalanche breakdown and Fermi energy are used in the simulations. The length of the simulated devices is the same as that of the actual devices, and the width of the simulated devices is 8 μm, one tenth of the actual width. Figure
Figure
Figure
A series of experimental devices of both LVTSCR and DC-LVTSCR were fabricated in a 0.18-μm CMOS process, and measured by a Celestron-TLP standard test system with a rise time of 10 ns and a pulse width of 100 ns. The typical current-voltage (I–V) curves are shown in Fig.
According the ESD design rules, the voltage range of the ESD window should be determined by 1.1 times of the operation voltage and 0.8 times of the gate oxide breakdown voltage, which is determined by the thickness of gate oxide and appropriately equals to 15 V according to the characteristics of the 0.18-μm CMOS process. The snapback voltage margin of the ESD protection devices should fall within the ESD window. Therefore, the DC-LVTSCR can be used as ESD protection device for ICs with an operation voltage of about 5.5 V.
In order to explore the possibility of further increasing the Vh, two DC-LVTSCR devices with different D1 values were fabricated and compared, where the key size D1 is the length of n+ bridge as marked in Fig.
When D1 of the DC-LVTSCR increases from 3 μm to 7 μm, the Vh increases from 6.2 V to 8.7 V and the snapback margin decreases from 6.7 V to 4.1 V, whereas It2 decreases from 4.1 A to 2.6 A. Due to the increase of D1, the base width of the parasitic n–p–n and p–n–p transistors, as shown in Fig.
The human body model (HBM) ESD robustness measured by the Celestron-TLP test system can be calculated by[15]
In order to compare the ESD performance and chip area consumption of LVTSCR and DC-LVTSCR comprehensively, the figure of merit (FOM) is introduced to evaluate the efficiency ratio of ESD protection devices, which is defined as[16]
A novel DC-LVTSCR has been designed and fabricated in a 0.18-μm CMOS process. By introducing a Zener diode in the conventional LVTSCR, the DC-LVTSCR harvests a high Vh and a small snapback voltage margin. The effect of the embedded p+ implant region on ESD protection performance is analyzed on the basis of 3D simulations and TLP test results. By optimizing the key size parameter D1, the Vh of DC-LVTSCR can be further increased to 8.7 V. Consequently, the DC-LVTSCR with a Vt1 of 12.9 V and a Vh of 8.7 V is particularly suitable for ESD protection applications in the 5.5–7 V power domains.
[1] | |
[2] | |
[3] | |
[4] | |
[5] | |
[6] | |
[7] | |
[8] | |
[9] | |
[10] | |
[11] | |
[12] | |
[13] | |
[14] | |
[15] | |
[16] |